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Abstract—During the last years, Graphene based Field Effect
Transistors (GFET) have shown outstanding RF performance;
therefore, they have attracted considerable attention from the
electronic devices and circuits communities. At the same time,
analytical models that predict the electrical characteristics of
GFETs have evolved rapidly. These models, however, have a
complexity level that can only be handled with the help of a
circuit simulator. On the other hand, analog circuit designers
require simple models that enable them to carry out fast hand-
calculations, i.e., to create circuits using small-signal hybrid-pi
models, calculate figures of merit, estimate gains, pole-zero
positions, etc. This paper presents a comprehensive GFET model
that is simple enough for being used in hand-calculations during
circuit design and at the same time it is accurate enough
to capture the electrical characteristics of the devices in the
operating regions of interest. Closed analytical expressions are
provided for the drain current ID , small-signal transconductance
gain gm, output resistance ro, and parasitic capacitances Cgs and
Cgd. In addition, figures of merit such as intrinsic voltage gain
AV , transconductance efficiency gm/ID , and transit frequency
fT are presented. The proposed model has been compared to a
complete analytical model and also to measured data available
in current literature. The results show that the proposed model
follows closely to both the complete analytical model and the
measured data; therefore, it can be successfully applied in the
design of GFET analog circuits.
Index Terms—Graphene, FET, Analytic Model
I. INTRODUCTION
THE reduction of dimensions in Silicon based transistorsfaces great challenges as dimensions approach atomic
sizes and physical limits will be eventually reached. A great
deal of research has focused during the last years in new
materials that alleviate these limitations. One of these materials
is Graphene [1], a two-dimensional structure with outstanding
electrical characteristics such as very high electron mobilities
in the order of 20000 cm2V−1s−1 on silicon substrates [2].
The possibility of achieving such high electron mobilities,
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which are orders of magnitude higher than silicon based
technologies, makes GFETs excellent candidates for replacing
nanometer CMOS transistors in future high-speed analog
electronic circuits [3].
Since the demonstration of the first GFET [4], the technol-
ogy has evolved very fast. In just very few years it has been
shown that de-embedded, intrinsic GFETs transit frequencies
fT are comparable to or higher than those of similarly sized
nanometer CMOS devices [5][6][7]. Actual measured fT is,
in fact, much lower than CMOS, mainly due to the presence
of interface and contact resistances. These resistances are a
serious issue in GFET technology and therefore there are
active research efforts on finding ways to reduce their impact.
Latest research results have shown that contact resistances
well bellow 100 Ω µm are possible; for instance, contact
resistances as low as 20 Ω µm were measured for hydrogen
intercalated graphene growth [8]. RF/Analog design uses sel-
dom the minimum width transistors of a technology. Minimum
transistor sizes in RF applications are generally above 20 µm
- 30 µm, whereas in analog-baseband circuits the dimensions
can be as large as hundreds of micrometers. Transistors with
these widths would present small contact resistances with
values similar to those of parasitic resistances on the metallic
interconnection/vias in nanometer CMOS technologies. Their
impact on the circuit performance would be the same as
other parasitics, and therefore, they can be handled using the
same circuit design techniques that are used in todays CMOS
circuits.
Likewise, high transconductance gain gm values were also
demonstrated [9][5]. In addition, it has been shown that the
drain current in GFET transistors has a saturation region
[10]. This is an important characteristic since it facilitates
the use the GFETs as voltage-controlled current sources, and
consequently, the design of analog circuits in general. Until
now, drain current saturation has been mainly observed in long
gate GFET devices, and short-channel GFETs still present
unsatisfying current saturation behavior. Nevertheless, it has
been reported that the use of bilayer graphene can result
in important current saturation improvements [11]. Likewise,
lateral graphene heterostructures have also been suggested as
a possible solution to enhance the current saturation [12].
Although GFET technology still faces technological chal-
lenges, projections of GFET vs. CMOS high-speed analog
IC performance [13] have shown that GFET technology can
potentially surpass CMOS in the near future provided that the
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2low field mobility µ is kept above certain values.
The development of GFET devices has been accompanied
by the appearance of electrical models that can be used
to describe the electrical characteristics of the device and
also to simulate circuits [14][15][16][17][18][19]. Some of
these initial models are physical models which do not have
closed expressions and therefore require the use of numerical
methods to find solutions. These models are very useful to
explain the device physics; however, they are not suitable for
implementation in analog circuit modeling languages such as
SPICE or Verilog-A. Other models are compact analytical
models which can be written in SPICE or Verilog-A and
used to simulate circuits with EDA CAD tools. These models,
however, are still very complex for being used during circuit
design. Analog circuit designers make many decisions based
on hand-calculations, and therefore require simple analytical
expressions.
This paper introduces a comprehensive model which pro-
vides the circuit design community with simple mathematical
expressions to analyze GFETs. The proposed model is based
on [19] and consists of simplifications and assumptions which
are valid for the first triode region and saturation/negative
output resistance region which are relevant for analog circuit
design. The paper is organized as follows. Section II presents
a brief summary of the large signal model that is used as
base of this work. A simplified analytical expression for the
drain current as a function of internal voltages and technology
parameters is provided in Section III. Section IV provides
closed expressions for small-signal hybrid-pi models (gm, ro,
Cgs, Cgd). Section V presents closed expression for figures of
merit AV , gm/id and fT . Finally, a summary of the simplified
model is provided.
II. LARGE SIGNAL MODEL
An exhaustive study of the drain-source current using the
drift equation for GFET transistors can be found in [19]. The
result of this study shows that the drain-source current can be
expressed as:
ID = µW
∫ VDSi
0
(|Qnet|+ enpuddle) dV
L+ µ
∣∣∣∫ VDSi0 1vSAT dV ∣∣∣ (1)
where µ is the mobility, W the transistor width, L the transis-
tor length, Qnet the net mobile charge density per unit area,
e the elementary charge (1.6× 10−19 As), npuddle = ∆2pih¯2vf 2 ,
and VDSi the internal drain-source voltage. The parameter
∆ represents the spacial inhomogeneity of the electrostatic
potential, h¯ is the reduced Planck constant, and vf is the Fermi
velocity.
For simplicity, the integral in the numerator of (1) can be
split and solved independently.
ID = µW
NUM
DEN
= µW
NUM1 +NUM2
DEN
(2)
where the first term in the numerator is:
NUM1 = β
VDSi∫
0
[−CTOP
2β
+
+
√
CTOP
2 + 4β |CTOP (VGSi − V ) + eNf |
2β
2 dV
(3)
and the factor β = e3/(pi (h¯vf )
2
). CTOP is the top oxide
capacitance, V the potential variation along the channel due to
VDS and Nf is a term that accounts for the net acceptor/donor
doping. Since the graphene material does not have a bandgap,
GFETs do not switch off completely like other FET devices.
Instead, they show a minimum conduction point which is
known as the Dirac point. The doping level set by Nf is
responsible of shifting the Dirac point in a similar way than
the intentional doping used to control the threshold voltage in
MOS devices. In practice, the Dirac point is also affected by
VDS ; nevertheless, Nf sets an absolute offset which is biasing
independent. Accordingly, it is possible to define a zero-bias
threshold voltage for GFET devices as :
VTH,0 = eNf/CTOP (4)
and the effective gate-source overdrive voltage as:
Veff = VGSi + VTH,0 (5)
where VGSi is the internal gate-source voltage. Accordingly,
(3) can be rewritten as:
NUM1 = β
VDSi∫
0
[−CTOP
2β
+
+
√
CTOP
2 + 4β |CTOP (Veff − V )|
2β
2 dV
(6)
Equation (6) is simplified by introducing the integration vari-
able to z = CTOP (Veff − V ). The integral has the following
symbolic solution:
NUM1(z>0) = − 1
β2CTOP
[
CTOP
4
32
−
CTOP
(
CTOP
2 + 4βz
)3/2
12
+
β2z2
2
+
βCTOP
2z
2
] ∣∣∣∣∣
z2
z1
NUM1(z<0) = − 1
β2CTOP
[
−CTOP
4
32
+
CTOP
(
CTOP
2 − 4βz)3/2
12
− β
2z2
2
+
βCTOP
2z
2
] ∣∣∣∣∣
z2
z1
(7)
where z1 = CTOPVeff and z2 = CTOP (Veff − VDSi).
The second term of the numerator is given by:
NUM2 =
VDSi∫
0
enpuddledV = enpuddleVDSi (8)
3The denominator in (2) can be expressed as:
DEN = L+ µ
∣∣∣∣∣∣
VDSi∫
0
1
vSAT
dV
∣∣∣∣∣∣ (9)
which can be simplified assuming an average vSAT given by:
vSAT,AV =
ω√
pi
|QNET,AV |
e + npuddle
(10)
where ω is obtained from the surface phonon energy of the
substrate h¯ω and QNET,AV is the average charge given by:
QNET,AV = β
[−CTOP
2β
+√
CTOP
2 + 4β |CTOP (Veff − VDSi/2)|
2β
2 (11)
With the previous assumption, the denominator can be ex-
pressed as:
DEN = L+
µ
vSAT,AV
|VDSi| (12)
The accuracy of the model has been successfully evaluated
by its authors by comparing it against numeric models and
measured data of different GFET devices built by different
groups [20] [21] [9].
The whole model is very compact and perfectly suitable
for building SPICE and Verilog-A models; and consequently,
it is also suitable for circuit simulation purposes. While the
model shows outstanding accuracy, it can be appreciated that
it is still complicated to be used by analog circuit designers.
The main problem is that it lacks a simple closed mathematical
expression for the drain current like the one that is available for
CMOS FET transistors (Shichman-Hodges model) [22] or like
the collector current in bipolar transistors (Ebers-Moll model)
[23]. A simple expression for the drain current is fundamental
since the parameters for small-signal hybrid-pi model and
figures of merit are directly derived from this equation. The
later ones represent the foundation of electronic circuit theory
and are the main tools that analog circuit designers have in
order to analyze circuit topologies and make design decisions.
Therefore, it is of paramount importance to obtain a simplified
expression for the GFET drain current.
III. SIMPLIFIED LARGE SIGNAL MODEL
The difficulty in finding a simple expression for the GFET
drain current lies in the complexity of (7). Fortunately, the
replacement of technology dependent parameters taken from
the measured GFETs and physical constants unveils that there
is a term that dominates and therefore (7) can be reduced to:
NUM1 ' −1
2
z2
CTOP × sign(z)
∣∣∣∣z2
z1
(13)
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Fig. 1. Drain current for a 440 nm length, 1 µm width GFET calculated
using the complete model, simplified model, and measured data from [20].
which for z > 0 (typical case in analog design) can be
expressed as:
NUM1 ' CTOPVDSi
(
Veff − VDSi
2
)
(14)
For typical technology parameters NUM1  NUM2. As a
result, NUM2 can be disregarded and NUM ' NUM1.
Expression (12) becomes complicated when vSAT,AV is
replaced by (10) and QNET,AV by (11) . However, it can
also be simplified under the assumption that Veff > VDSi/2,
and npuddle  pi|QNET,AV |/e. Under these conditions,
|QNET,AV | ≈ CTOP (Veff − VDSi/2) and the denominator
can be simplified to:
DEN ' L+ µ
ω
√
piCTOP
e
VDSi
√
Veff − VDSi
2
(15)
Finally, the GFET drain current is found by replacing (14)
and (15) into (2):
ID ' µWCTOP (Veff − VDSi/2)
L
VDSi
+ µω
√
piCTOP
e
√
Veff − VDSi/2
(16)
which is a closed analytical expression that relates the main
technology parameters and biasing conditions. Fig. 1, Fig. 2,
and Fig. 3 show ID vs. VDSi plots for GFETs of 1 um
width and 440 nm, 1 um, and 3um length respectively from
[20]. ID is calculated by using (16) and the complete model
including fitting parameters from [19]. For these devices, Nf
is approximately 0, and therefore VTH,0 ≈ 0 V. The other pa-
rameters have the following values: CTOP = 3.6×10−3F/m2,
µ = 7000 cm2V−1s−1, and h¯ω = 56 meV. VGSi takes values
from 0 V to 2 V in steps of 500 mV. It can be appreci-
ated that the simplified model matches very well both the
complete model and the measured data for Veff > VDSi/2.
The plots show that both the first triode region and the
saturation/negative resistance region are correctly modeled by
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Fig. 2. Drain current for a 1 µm length, 1 µm width GFET calculated using
the complete model, simplified model, and measured data from [20].
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Fig. 3. Drain current for a 3 µm length, 1 µm width GFET calculated using
the complete model, simplified model, and measured data from [20].
(16). The first triode region can be used to build resistive
loads or switches whereas the saturation region can be used to
build voltage-controlled current-sources and in some biasing
conditions negative resistance loads. The second triode region
is not modeled by (16) since the assumption Veff > VDSi/2
does not hold anymore. This region, nevertheless, seems to
have little practical value in analog design.
Fig. 4 shows ID vs. VGSi curves for the 440 nm lenght,
1 µm width GFET transistor from [20]. The ambipolar curves
show also that the simplified model follows closely the com-
plete model for Veff > VDSi/2.
One important observation that can be made from the
simplified expressions is the impact of short-channel lengths
on the GFET drain current. It has been experimentally shown
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Fig. 4. Drain current vs. VGSi for a 440 nm length, 1 µm width GFET from
[20] calculated using the complete model, and simplified model
that there is strong dependence of short lengths in the GFET
transport characteristics [24] [25]. This dependence can be
analytically explained by (15) where it can be seen that
DEN ' L only for VDSi ≈ 0. Once the gate and drain
bias voltages increase, the value of DEN departs from L
and increases quickly. For very short lengths and high electric
fields, the current becomes independent of the channel length,
something that has also been confirmed experimentally in
[26]. Under these conditions, the drain current saturates, stops
depending on µ, and takes a value of approximately:
ID ' ωW
√
CTOP × e
pi
√
Veff − VDSi/2 (17)
IV. SMALL SIGNAL MODEL
While the large signal model in (16) encloses the physics
of the device in a single expression, it is still too complex
to be used in quantitative circuit analyses of the behavior
of amplifier configurations. These analyses are normally per-
formed by taking advantage of linear system theory in which a
simplified small-signal representation of the transistor biased
in the operating point is used. The small-signal representation,
also called hybrid-pi model, is shown in Fig. 5. The parameters
gm, ro, Cgs, and Cgd can be obtained by linearization of the
large signal model. Naturally, the small-signal representation
provides only limited information which is valid for small
excursions from the operating point. However, it allows to cal-
culate and estimate in an easy way small-signal dynamic linear
behavior of gain, phase, poles, zeros, impulse response, etc.
Large-signal behavior is non-linear and therefore its analysis
requires the use of the complete model and a circuit simulator.
The derivation of small-signal parameters for the GFET
transistor is presented in the following subsections.
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Fig. 5. GFET Symbol and equivalent hybrid-pi model for small-signal
analysis.
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Fig. 6. Transconductance gm calculated using the complete and simplified
model for the 440 nm length, 1 µm width GFET from [20]. Nf ≈ 0,
VTH,0 ≈ 0 V, CTOP = 3.6 × 10−3F/m2, µ = 7000 cm2V−1s−1, and
h¯ω = 56 meV.
A. Transconductance gm
The expression for the transconductance gain can be directly
derived from (16):
gm =
δID
δVGSi
∣∣∣∣
VDSi,const.
(18)
gm =
(
ID
Veff − VDSi/2
)(
1− 1
2
ID
Wω
×
√
pi
e× CTOP
1√
Veff − VDSi/2
) (19)
Fig. 6 shows gm values calculated using (19) and the complete
model. It can be seen that (19) follows closely the complete
model in particular for Veff > VDSi/2. It is interesting
to notice that gm drops substantially at large VGSi biasing
voltages, mainly due to the effect of VSAT . Therefore, the best
gm performance is actually achieved at low Veff voltages.
B. Output resistance ro
The output resistance can be calculated as r0 = 1/g0 where
g0 is the output conductance. An expression for go can also
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Fig. 7. Calculation of negative ro biasing requirements for the 440 nm
length, 1 µm width GFET from [20]. Nf ≈ 0, VTH,0 ≈ 0 V, CTOP =
3.6× 10−3F/m2, µ = 7000 cm2V−1s−1, and h¯ω = 56 meV.
be directly derived from (16):
go =
δID
δVDSi
∣∣∣∣
VGSi,const.
(20)
go =
ID
Veff − VDSi/2
[
−1
2
+
+
ID
µWCTOP
 L
VDSi
2 +
µ
ω
√
piCTOP
e
4
√
Veff − VDSi/2
 (21)
One important characteristic of the GFET device is that
under some biasing conditions, g0 becomes negative [27] [28].
A negative g0 makes the device unstable, and in general this
region needs to be avoided in amplifier design. On the other
hand, a negative g0 is a very welcome asset when designing
oscillators. The biasing conditions in which go changes from
positive to negative values can be found by making g0 = 0 in
(21) and solving for VDS . The expression for this boundary
condition is:
VDS,lim =
−2L+
√
4L
(
L+ µω
√
piCTOP
e Veff
3/2
)
µ
ω
√
piCTOP
e
√
Veff
(22)
Fig 7 shows ID vs. VDS plots for different VGS voltages. In
addition, the plot shows the points in which go = 0 (ro =∞)
which were found by using (22). It can be seen that (22)
predicts very well the transition from positive to negative
output resistance.
C. Total Channel Charge
The distributed gate capacitance in GFET devices is mod-
eled as the series capacitance of CTOP and the quantum
capacitance Cq in the graphene channel [15]:
Cg =
Cq × CTOP
Cq + CTOP
(23)
where the parameter Cq relates the distributed charge along
the graphene channel and its potential VCH , which depends
6strongly on both VGS and VDS . The total charge stored in the
gate capacitance can be found by considering that the charge of
all capacitors is the same when they are connected in series.
Accordingly, the total charge stored in the gate capacitance
is equal to the total charge in the graphene channel QCH .
The separation of the gate capacitance between Gate-Source
capacitance and Gate-Drain capacitance can be done by taking
partial derivatives of QCH . Consequently, it is beneficial to
find a simple closed expression for QCH which can be easily
differentiated. QCH can be expressed as [19]:
QCH = W
L∫
0
(QNET (x) + enpuddle) dx (24)
By changing the integration variable dx to dV and reordering
the expression, QCH becomes:
QCH =
eW
EAV
VDSi∫
0
(
β
e
|VCH |VCH + npuddle
)
dV (25)
where EAV is the average electric field which is given by:
EAV ≈ dV
dx
≈ VDSi
L
(26)
The integral in (25) is similar to that in (6) and therefore it
is solved in the same way. Likewise, there is a quadratic term
that dominates and therefore QCH can be reduced to:
QCH ≈ e×W
2EAV
(
− z
2
CTOP × e
)∣∣∣∣z2
z1
(27)
which after replacing z1 and z2 becomes:
QCH ≈ WCTOP
EAV
VDSi
(
Veff − VDSi
2
)
(28)
Finally, a simplified expression for QCH is found by re-
placing (26) into (28):
QCH ≈ CTOPWL (Veff − VDSi/2) (29)
D. Gate-Source Capacitance Cgs
The small-signal gate-source capacitance can be calculated
as:
Cgs =
δQCH
δVGSi
∣∣∣∣
VDSi,const.
(30)
Cgs = CTOPWL (31)
Fig. 8 shows plots of Cgs calculated using (31) and the
complete model. It can be seen that for Veff > VDS/2, Cgs
approaches the value of the total oxide capacitance. For large
Veff values the error is within 5%.
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Fig. 8. Cgs calculation using the complete and simplified model for the
440 nm length, 1 µm width GFET from [20]. Nf ≈ 0, VTH,0 ≈ 0 V,
CTOP = 3.6× 10−3F/m2, µ = 7000 cm2V−1s−1, and h¯ω = 56 meV.
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440 nm length, 1 µm width GFET from [20]. Nf ≈ 0, VTH,0 ≈ 0 V,
CTOP = 3.6× 10−3F/m2, µ = 7000 cm2V−1s−1, and h¯ω = 56 meV.
E. Gate-Drain Capacitance Cgd
The small-signal gate-drain capacitance can be calculated
as:
Cgd = − δQCH
δVDSi
∣∣∣∣
VGSi,const.
(32)
Cgd =
CTOPWL
2
(33)
Fig. 9 shows plots of Cgd calculated using (33) and the
complete model. In this case it is also possible to see that
even though Cgd values calculated with the complete model
have valleys at different drain biasing conditions, their values
are close to the value predicted by (33). For large VDS values
the error is within 15%.
Fig. 10 shows Cgs, Cgd, and ID vs. VGSi. It is interesting
to see that despite the fact that the capacitances change for
different biasing conditions, their values approximate very well
the simplified model when enough VGSi and VDSi bias is
present.
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Fig. 10. Cgs, Cgd, and ID calculation using the complete and simplified
model for the 440 nm length, 1 µm width GFET from [20]. Nf ≈ 0,
VTH,0 ≈ 0 V, CTOP = 3.6 × 10−3F/m2, µ = 7000 cm2V−1s−1, and
h¯ω = 56 meV.
V. FIGURES OF MERIT
The extraction of small-signal parameters allows the calcu-
lation of figures of merit that can be used to make performance
comparisons. The main figures of merit used to evaluate ampli-
fying devices are: intrinsic voltage gain AV , transconductance
efficiency gm/ID, and transit frequency fT . Expressions for
these figures of merit are found in the following subsections.
A. Intrinsic Voltage Gain AV
The intrinsic voltage gain estimates the low frequency
voltage amplification capabilities of the device and can be
calculated as:
AV = gm × r0 (34)
AV =
(
1− IDSi
2Wω
√
pi
eCTOP
1√
Veff − VDSi/2
)/
[
−1
2
+
IDSi
µWCTOP
(
L
VDSi
2 +
µ
4ω
√
piCTOP
e
×
1√
Veff − VDSi/2
)] (35)
B. Transconductance Efficiency gm/ID
The gm/ID relates the transconductance amplification ca-
pability of the device and the drain current that is required to
produce it. Therefore, it is a measure of the power consump-
tion efficiency of the amplifying device. The expression for
gm/ID can be directly obtained from (19):
gm
ID
=
(
1
Veff − VDSi/2
)
×(
1− 1
2
ID
Wω
√
pi
e× CTOP
1√
Veff − VDSi/2
) (36)
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Fig. 11. Transit Frequency fT calculation using the complete and simplified
model for the 440 nm length, 1 µm width GFET from [20]. Nf ≈ 0,
VTH,0 ≈ 0 V, CTOP = 3.6 × 10−3F/m2, µ = 7000 cm2V−1s−1, and
h¯ω = 56 meV.
TABLE I
SUMMARY OF THE SIMPLIFIED GFET MODEL
Name Expression Units
ID
µWCTOP (Veff−VDSi/2)
L/VDSi+
µ
ω
√
piCTOP /e
√
Veff−VDSi/2
[A]
Veff VGSi + eNf/CTOP [V]
Cgs CTOPWL [F]
Cgd CTOPWL/2 [F]
C. Transit Frequency fT
The transit frequency estimates the frequency at which the
current gain of the device drops to 1, and it is a measure of its
high-speed and bandwidth capabilities. The transit frequency
is defined as:
fT =
gm
2pi (Cgs + Cgd)
(37)
fT =
(
ID
Veff−VDSi/2
)
2pi
(
3
2CTOPWL
)×(
1− 1
2
ID
Wω
√
pi
e× CTOP
1√
Veff − VDSi/2
) (38)
Fig. 11 shows plots of fT calculated using (38) and the
complete model. It can be seen that there is very good
matching for most biasing points, and disagreements start to
become visible only when Veff < VDS .
VI. SUMMARY
A summary of the simplified GFET model is shown in
Table I. The expressions in this table were used to extract
small-signal hybrid-pi model parameters and figures of merit
typically used to compare the performance of transistors. The
proposed model has been validated by comparing it against
a complete analytical model and to measured data available
in current literature. Whereas the complete analytical model
hides the effects of physical parameters behind many separate
8calculations, the proposed model provides a simple expres-
sion that enables direct identification of dominant physical
parameters. In addition, the proposed GFET model is ready
for use in circuit design in exactly the same way as the
Shichman-Hodges and Ebers-Moll models are used for CMOS
and bipolar circuit design respectively.
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